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Abstract
Maintaining the privacy and security of people information are two most important principles of electronic health plan. One of
the methods of creating privacy and securing of information is using Public key cryptography system. In this paper, we compare
two algorithms, Common And Fast Exponentiation algorithms, for enhancing the efficiency of public key cryptography. We express
that a designed system by Fast Exponentiation Algorithm has high speed and performance but low power consumption and space
occupied compared with Common Exponentiation algorithm. Although designed systems by Common Exponentiation algorithm
have slower speed and lower performance, designing by this algorithm has less complexity, and easier designing compared with
Fast Exponentiation algorithm. In this paper, we will try to examine and compare two different methods of exponentiation, also
observe performance Impact of these two approaches in the form of hardware with VHDL language on FPGA.
© 2015 The Authors. Production and hosting by Elsevier B.V. This is an open access article under the CC BY-NC-ND license
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
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1.  Introduction
Modular arithmetic theory is a system of arithmetic for integers. This theory was developed by Carl Friedrich
Gauss in his book, Disquistiones Arithmeticae, published in 1801 (Gauss, 1965, 1966; Yan, 2012). Modular arithmetic
concept as a refinement for divisibility theory by fundamental concepts in number theory can be studied.
In other words, describing and demonstrating many of the topics in number theory would be difficult or impossible
without using that concept. In addition, modulus can be discussed mostly like the equations, so they will create a
relation similar to the equality, thus Gauss introduced this symbol ≡  for modular arithmetic. One of the important
applications of the modular arithmetic is in solving the cryptography equations; moreover, obtaining the answer of a
modular arithmetic equation in a minimum time is very important in a cryptography algorithm. Today FPGAs are used
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tFig. 1. Waveform simulation of common exponentiation algorithm.
idely in industry (Lara, 2010; O’Flynn and Zhizhang, 2014), so implementing cryptography algorithms is necessary
n the FPGAs (Soliman and Abozaid, 2011). Because of reusability, FPGA hardware has a fast processing time and
ccupies small amount of space. Thus, the components used in digital circuits of each algorithm can be viewed and
ompared from different aspects. It is also recommended to use the FPGAs that have a high power mathematical
perations for practical implementation of this algorithm, FPGAs such as XC4000 Series of XILINX company, FLEX
0K Series of Altera company, and ORCA OR2CA/2TA Series of Lucent company.
Our purpose in this paper is comparing two modular arithmetic algorithms used for Exponentiation in a group so
hat the different methods of this algorithm are one of the most important components of many cryptography protocols.
. Common Exponentiation algorithm
. Fast Exponentiation algorithm
.  Common  Exponentiation  algorithm
In Common Exponentiation algorithm if a was an integer and b ∈  {0, 1, . .  ., m  −  1}, at first, a is powered by b  then
he answer is obtained by getting its remaining to modulus of m  (see Eq. (1)) (Buchmann, 2004)
ba mod m.  (1)
.  Fast  Exponentiation  algorithm
In calculating of Fast Exponentiation supposes that t  ∈ N, gi ∈ G, and b is a positive integer then will have (Menezes
t al., 2010):
b  =
t∑
i=0
bi · 2i (2)
Thus
gb =  g
∑t
i=0bi·2i (3)
gb =
t∏
i=0
(g2i )bi =  (g2)b · (g22 )b2 · · ·(g2t )bt (4)
gb =
t∏
0≤i≤t,bi=1
g2
i (5).  Synthesis  the  design  and  simulation  results
In this paper, VHDL language and Quartus II 9.1 software are used for simulating. As it is obvious in the Figs. 1 and 2,
he performance of cryptographic algorithms represents a higher speed for fast Exponentiation algorithm compared
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Fig. 2. Waveform simulation of fast exponentiation algorithm.Fig. 3. RTL viewer of common exponentiation algorithm.
with Common Exponentiation algorithm according to Fast and Common Exponentiation structure. The results of the
Synthesizing of our design are on a cyclone II Chip which, we implemented this optimal solution by using a 0.13 m
CMOS standard cell library and clock frequency of 262.61 kHz, so that Common Exponentiation algorithm is able to
calculate the answer of modular arithmetic in: 6.399 ns, but Fast Exponentiation algorithm is calculating the answer of
modular arithmetic in 6.238 ns. It is also important to mention that the ranges of initial values of algorithm input are
equal to 0 to 999999999.
As it is obvious from Figs. 3 and 4, the common exponentiation algorithm has a simpler design in terms of hardware
size and the amount of gates used compare with fast exponentiation algorithm, thus the Common Exponentiation
algorithm is more affordable In terms of implementation and the cost. The number of gates which are used for common
exponentiation algorithm in this technology are 20 multiplier Blocks, 25 Comparator blocks, 3 multiplexer, 1 mod
block, and 1 D flip-flop (see Fig. 3). Furthermore, based on Fig. 4, there are 17 multiplier Blocks, 12 multiplexer,
18 mod blocks, 1 adder block, and 2 D flip-flops in the Fast Exponentiation algorithm, and this clearly shows the
complexity of this algorithm.
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YFig. 4. RTL viewer of fast exponentiation algorithm.
.  Conclusion
In this paper, we tried to compare Common and Fast exponentiation algorithm from practical and hardware aspects.
s it was mentioned during designing, it was seen that the Fast exponentiation algorithm is faster than the Com-
on exponentiation algorithm in terms of time; besides, according to existing a memory for the fast Exponentiation
lgorithm, it also has a great efficiency for large numbers, but its designing is sophisticated and is not cost-effective;
urthermore, based on limited numbers of multiplier Blocks, Common Exponentiation algorithm has low efficiency.
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